Abstract 0 In this paper, EM1 and thermal performance of power supplies are taken into consideration in the board layout stage of design cycle. The approach is based on using existing simulation tools, including a parameter extracting software, a circuit simulation tool, and a thermal analysis software. A power factor correcting circuit was used for the investigation. Examples are given for performance trade-offs for different circuit board layouts and different inductor winding schemes.
I. INTRODUCTION
In recent years, many of the design issues of a power supply such as power circuit topology, control modeling, soft switching strategies, and magnetic component optimization have been intensively addressed. However, two major issues, EM1 control and thermal management, remain far from adequately addressed. At the present time, the cut-and-try method is used in normal design practice. Both Electromagnetic Interference (EMI) and thermal performances of a power supply are usually tested at the final hardware implementation stage. Since both performances are closely related to printed circuit board layout and packaging, a long redesign time is required if correction is needed.
It's the primary objectives of the present paper to report the results of a small step taken to deal with this issue. Both the conducted EM1 (radiated EM1 is not considered in this paper) and the thermal issues are taken into consideration at the board layout stage. The approach used is based on using existing simulation tools including a parameter extracting software, a circuit simulating tool, and a thermal analysis software. A power factor correction boost converter circuit was used for the investigation. Examples will be given for performance trade-offs for different circuit layouts. In addition, a design trade-off investigation of a planar inductor will be given, fi-om the EM1 and thermal perspectives.
METHODOLOGY
A brief description of the methodology is given below.
Conducted EMI Simulation:
The methodology used in this paper for EM1 prediction follows that outlined in Refll]. Parasitic elements play major roles in the EM1 performance of a power supply. Thus, all the essential parasitic elements, including the PCB layout parasitics and the power component parasitics must be included to perform an EM1 simulation. The layout parasitics are obtained by using Inca software [4] developed by Grenoble University in France, and the parasitic element of the power semiconductors are obtained from SABER software
[5] library. The parasitics of the inductor and the capacitors are obtained by actual measurements using an impedance Analyzer.
Combining the parasitic elements obtained, the power circuit component values, and the element values of the line impedance stabilization Network (LISN) used in a standard EM1 measurement, the whole circuit is simulated with a circuit simulation tool SABER to predict the EM1 performance.
Thermal Simulation
A widely used Finite Volume Analysis (FVA) software Flotherm from the Flonierics company, which based on the Computational Fluid Dynamics (CFD) approach [2] , is used to analyze the thermal performance of the circuit.
The first step in performing thermal simulation is to predict the power losses of various components such as MOSFET, diode, inductor, and capacitor. SABER simulation waveforms obtained in the electrical simulation are used to calculate the power losses for MOSFET, diode and capacitors. A planar winding inductor with the multilayer flex circuit (MFC) structure is used in the investigation. The winding loss and core loss calculation results in Refl31 are used in our thermal analysis. The inductor winding loss is predicted by using Ansoft Corporation's software Maxwell Field Solver. The air gap effect on winding loss is included. The core loss is estimated by using an experimental formula.
To study the cooling characteristics of the circuit and the thermal interactions between the components, the board level thermal simulation is required. A simplified uniform heat body is used for the components in the board level thermal model. The component surface temperature can be predicted by board level simulation. While by component level simulation, in which the detail component thermal model is used, the hot spot temperature within the component can be found.
TRADE -0FFS BETWEEN EM1 AND THERMAL

PERFORMANCE
In this section, results of a performance trade-off investigation between EM1 and thermal considerations will be given. A 60 W boost PFC circuit WRS built on three alumina hybrid boards, each with a different layout and component placement.
The layout and the component placement affect both the thermal and the EM1 performance. In general, hot components are placed far apart to minimize the hot spot temperature. However, this requirement is often in conflict with EM1 reduction requirement. EM1 performance is affected by two critical layout considerations. One is the high frequency current loop (high di/dt loop) and the other is the conduction trace area of the high frequency voltage node (high dv/dt traces). Figure 1 shows the PFC circuit, the critical dUdt loop and critical dv/dt nodes of the boost circuit. Each of the three layouts was investigated in detail to compare the EM1 and thermal performances. The parameter extraction software Inca was used to extract the parasitic inductances and capacitances associated with each layout. Considering these parasitic values and the power circuit component values provides a complete circuit for the SABER circuit simulation to find out the EM1 performance and component power loss data. Figure 2 shows an example of the complete circuit for simulation, including the layout parasitic parameters. Using the component power loss data obtained in the simulation, a thermal model was built for FZotherm simulation to find out the temperature profile. Table   . .
I summarizes the power losses for the major components. Notice that the power loss of the inductor was obtained using the finite element analysis program (Ansoft Maxwell). Uniform heat body was assumed for each power component and the power loss data of each component was used as the heat source for the Flotherm simulation. Figure 3 shows an example of the thermal model used for a board level simulation, the heat sources and the boundary conditions are defined accordingly. Figure 5 shows the results of the EM1 performance and the temperature profiles for all three layouts. The experimental verifications for case A are also shown in Fig. 5 , with the measured EM1 spectrum and power components temperature. To find out the temperature inside a component such as the inductor, a component level simulation is needed. This issue will be addressed in Section IV. 
Comparison of the Three Lavouts
From Table I , it can be seen that the major losses of the circuit are from four components the inductor, MOSFET, diode D1, and Rectifier bridge. As can be seen from Fig. 4 case (A), all these major lossy components are placed close together resulting in high surface temperature as shown in Fig. 5(b) . Meanwhile, the layout is such that the high dv/dt traces and the di/dt loop occupy large areas, which is bad for EM1 performance. Generally speaking, large high dv/dt areas contribute to large common-mode EM1 and large 'high di/dt loop' area to high differential-mode noises. Figure 5(a) shows the EM1 performance. In Case (B) layout, the four lossy components are spread out in a wider area and a thermal spreader is inserted between the inductor and the enclosure to dissipate heat. The temperature of each component drops significantly as shown in Fig. 5(a) . However, the conductor trace was laid out such that EM1 performance is not much improved as compared to Case (A).
In Case (C), the layout was such that the major heat sources are still kept far apart (also with heat spreader), but the conducting trace was optimized to give relatively good performance for both the EM1 and the temperature rise. This example shows how one can use a simulation tool for layout optimization at the board layout stage.
Optimum PAD Area
The copper PAD area for connecting the component leads affects both thermal performance and EM1 performance. significant portion of the heat removal process goes through component leads, PAD and vertically into board. However, there is a diminishing return on heat removal effectiveness once the PAD exceeds a certain size. Fig. 6 shows a simulation result for the heat source on three different board materials (with Alumina, I34 and material with K=l). As can be seen, once the length of the square PAD exceeds 1.2 mm, any increase of PAD area has a diminishing return on heat removal capability. Therefore, there is no point to further increase the PAD area, because that will adversely affect EM1 performance.
IV. EFFECT OF INDUCTOR WINDING SCHEME
The planar inductor used in the circuit is an E-I core planar with the multi-layer flex circuit (MFC) structure. The winding scheme of the inductor affects the copper power losses, and consequently the temperature profile of the windings. The winding scheme also affects the parasitic winding capacitance Cw, and therefore, affects the EM1 performance.
Three different winding schemes were investigated and the results are presented in this section. Figure 7 shows three winding schemes. In the figure, the number indicated on the winding is the sequence of the winding, i.e. the number "1" indicates the first turn, "2" means the second turn, etc. Each of the schemes was analyzed from the thermal/EMI pespective. The approaches and the results are given in the following subsections.
Thermal Simulation of Inductor Winding Temperature Profile
The copper losses of inductor wires are obtained by using finite element software (Ansoft Marwell Field Solver[ 31). The results are shown in Fig. 8 .l(b) and 2(b) for scheme #1 and #2 respectively. In the figure, it takes two numbers to identify the conductor matrix. For example, for conductor w3 and layer #9 in scheme #1 (see Fig. 7.1(a) ), the power loss is O.O3w/m according to Fig. 8.l(b) . As can be seen from the figures, the conductors near the core gaps exhibit higher losses due to fringing flux. In scheme #2 the winding is purposely kept away from the two air gaps to reduce the losses.
In the thermal simulation, a physical 3-D thermal model is used in the Flotherm simulation. The wire loss data shown in Fig. S.l(b) and 2(b) , and the core loss data obtained from manufacturers are used in the model. To simplify the computation, an assumption is made that each conductor and an insulator layer form a uniform thermal body. Because the heat transfer between the conductor layer and insulator layer is dominated by vertical conduction, the equivalent thermal conductivity of the uniform body is approximated by Eq (1). The calculated copper loss from Ansoft is defined as planar sources distributed within the uniform body. Therefore the temperature of each conductor can be predicted, and the hot tc td Kc Kd (tc+td)Kc (tc+td)Kd spots within the inductor can be estimated. The temperature profile of both schemes is given in Fig. 8 l(c) and 2(c) . It can be seen the hot spot temperature of scheme #2 is 10 "C lower.
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When the winding configuration changes, the voltage distribution between the adjacent wire changes, which implies that the total capacitive energy stored in the winding changes. Thus, the effective parasitic capacitor Cp also changes. From the stored energy consideration, it can be shown that Cp for scheme #1 can be found by Eq. 2 
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Analysis of schemes #1 and #3 leads to significant difference in the effective parasitic winding capacitance (16 p F versus 1.4 pF). This is because voltage distribution in the windings is different for the two cases. Figure 9 shows the winding voltage distribution for the two cases. In the figure, Vt is the voltage drop per turn. As can be seen, in scheme #3 the voltage between each two adjacent (vertical) windings is Vt, but for scheme #1, the voltage varies between Vt to 5 Vt. As a result, the capacitive energy stored between copper #I and #6, is smaller in scheme #3 which results in smaller total effective parasitic capacitor in design 3. Using the different parasitic capacitance in the EM1 simulation leads to different EM1 performance as shown in Fig. 10 . No simulation is done for scheme #2, but the result should be close to scheme #l. Table 2 summarizes the results of the three cases in terms of winding loss, temperature, calculated winding capacitance and actual measurement capacitance value. 
V. CONCLUSIONS
In this paper, the EMVthermal performance of a boost PFC circuit was studied by using existing simulation tools. The methodology is developed and the results are presented. Circuit layout and magnetic design trade-offs are studied from the EM1 and thermal perspectives. By using this methodology, the EM1 noise spectrum and hot spot in the circuit can be quantitatively predicted for different layout and magnetic component winding schemes. Insightful information is obtained at the design stage, which greatly reduces the design time and make the extrapolation of design optimization much easier.
